Transistors fabricated with organic, polymeric, amorphous-oxide and carbon-based materials are the basis of emerging technologies for the development of lightweight, large-area and flexible electronics[@b1][@b2][@b3][@b4][@b5][@b6]. Large-area electronics manufactured at near-to-room temperature on plastic foils aims at enabling new applications where mechanical flexibility, integration in wrapping materials and ultra-low cost are paramount. To fabricate a transistor in flexible technologies, nanometre-thick layers of metals, insulators and semiconductor are stacked together and the semiconductor is directly contacted with the metal electrodes. The overall transistor performance intimately depends on three physical processes: the charge injection from the source electrode to the semiconductor, the charge transport through the semiconductor and the charge extraction at the drain electrode. The impressive development of high-mobility semiconductors[@b7][@b8][@b9] and short channel-length transistors[@b10][@b11] urgently demand high-quality contacts and proper transistor design[@b12][@b13]. Unfortunately, the energetic matching between abruptly contacted metal--semiconductor materials is challenging, especially at near-to-room temperature[@b13]. Electrons and holes must overcome large energy barriers to flow from a material to the other, resulting in a large contact resistance, large device-to-device variations and low transistor amplification[@b13][@b14][@b15][@b16][@b17][@b18].

The figure-of-merit that determines the intrinsic amplification of a transistor is the gain=*g*~m~/*g*~o~, where *g*~m~=∂*I*~D~/∂*V*~G~ is the transconductance and *g*~o~=∂*I*~D~/∂*V*~D~ is the output conductance. High-gain transistors are essential for the development of large-scale and robust circuits, high-sensitivity sensors, and adequate signal amplification in sensing systems. Unfortunately, organic field-effect transistors (OFETs) typically show a gain of the order of tens[@b17][@b18]. The low gain measured in OFETs is due to the large contact resistance that results in a small *g*~m~ and to the channel length modulation that results in a large *g*~o~. Therefore, high-gain OFETs need, at the same time, both high-quality contacts and flat current saturation.

Ohmic contacts with small contact resistance require efficient charge injection and extraction. In organic electronics, the contact optimization is performed on a case-by-case basis, depending on the semiconductor, electrodes and device architecture. Despite *ad-hoc* approaches[@b18][@b19][@b20][@b21][@b22][@b23][@b24][@b25] such as doping, surface treatments and materials blending enable to reduce the contact resistance, a general and simple method is desirable. In addition, the channel length modulation dependents on the specific OFET architecture and geometries, which determine how the charge carriers are extracted at the drain[@b17][@b18].

Here we show a new organic transistor with high-quality contacts and flat current saturation. Thanks to the charge diffusion triggered by the transistor architecture, the charge carriers are efficiently injected and extracted from the contacts to the channel, independently of the energy barrier at the contacts. As a prototype and remarkable example, we fabricate Diffusion-driven Organic Field-Effect Transistors (named DOFETs) on flexible plastic substrates with an industrial thin-film technology. The theoretical and experimental analysis unambiguously show that the diffusion-driven contact, proposed in this work for the first time, is fundamental to dramatically improve the charge injection and extraction in organic thin-film field-effect transistors. The ideal conditions of negligible contact resistance and fully flat current saturation are demonstrated. These conditions maximize together the transconductance and the output resistance of the transistors, resulting in OFETs with exceptionally high gain (\>700).

Results
=======

Structure and electrical characteristics of the transistor
----------------------------------------------------------

The top-view image and the three-dimensional structure of the diffusion-driven organic transistor are shown in [Fig. 1a,b](#f1){ref-type="fig"}. The transistors are bottom-gate co-planar where the gate is patterned first by using photolithography. Thereafter, we deposited by spin coating a photoimageable polymer (polyvinylphenol) used as a gate insulator (named insulator 1) followed by gold source (S) and drain (D) electrodes patterned by a lift-off process. A 100-nm-thick film of pentacene is deposited by spin coating and patterned. A thick layer of polyvinylphenol (named insulator 2) is deposited by spin coating and used as insulator and capping layer. Finally, two electrodes named 'control source\' (CS) and 'control drain\' (CD) are patterned on the top of the insulator 2 in front of the source and drain electrodes. The transistors are fabricated on a plastic polyethylene naphthalate foil ([Fig. 1c](#f1){ref-type="fig"}) and the overall process temperature is lower than 150 °C. Further details on the transistors fabrication and geometries are shown in [Supplementary Fig. 1](#S1){ref-type="supplementary-material"}. The measured transfer and output curves are shown in [Fig. 1d--f](#f1){ref-type="fig"} and [Supplementary Fig. 2](#S1){ref-type="supplementary-material"}.

Operation of the transistor
---------------------------

The DOFET operates as follow. An appropriate voltage applied to CS and CD, creates a vertical electric field orthogonal to the S/D contact surface. It triggers a charge injection from the upper surface of S/D into the semiconductor ([Fig. 2a](#f2){ref-type="fig"}). In equilibrium (*V*~S~=*V*~D~=0 V, no current flows), the electric-field below CS/CD is counterbalanced by the injected-charges that are accumulated in the semiconductor region below CS/CD. When a source-drain voltage is applied (\|*V*~DS~\|\>0), the charge carriers flow from source to drain despite the contact energy barriers and the potential drop at the contacts is negligible ([Fig. 2b](#f2){ref-type="fig"}).

More in detail ([Fig. 2c](#f2){ref-type="fig"}), the charge carriers accumulated in the CS region move to the right-edge of the CS region itself, attracted by the drain potential ([Fig. 2c](#f2){ref-type="fig"}, arrow 2). As a consequence, the vertical electric field at the left-hand-side of the CS region is not shielded anymore and, despite the energy barrier, other charges can be injected by the source electrode (arrow 1). The excess of the charge carriers at the right-hand-side of the CS region are pushed to the bottom channel by the diffusion against the vertical electric field (arrow 3). As shown in [Fig. 2d](#f2){ref-type="fig"}, few nanometres far from the CS region the vertical electric-field changes direction under the influence of the gate potential and the charge carriers are eventually pulled into the transistor channel (arrow 4). As a result, the CS region acts as an ideal source. The key physical mechanism triggered by the transistor architecture is the charge diffusion, which takes place in less than *L*~diff~=50 nm ([Fig. 2d](#f2){ref-type="fig"}) when the semiconductor thickness is *t*~S~=100 nm. We also verified that the diffusion length scales accordingly with the semiconductor thickness (that is, *L*~diff~≅25 nm when *t*~S~=50 nm).

The charge carriers injected into the channel drift to the drain ([Fig. 2c](#f2){ref-type="fig"}, arrow 5) under the force of the longitudinal electric field. When the charge carriers reach the right edge of the channel, they are blocked by the energy barrier at the drain contact, and the local concentration increases. The charges are no more counterbalanced by the gate electric field, and they can diffuse to the CD region (arrow 6) in correspondence of the CD region edge. As shown in [Fig. 2e](#f2){ref-type="fig"}, few nanometres far from the channel the vertical electric field changes direction, the charge carriers are pulled into the CD region (arrow 7) and eventually diffuse (arrow 9) to the drain. The CD region acts as an ideal drain.

The idea is that in the DOFETs the charge injection and extraction do not take place directly from the source and drain metal electrodes as in conventional transistors but, instead, the charge carries are injected by the CS region and are extracted by the CD region. The injection and the extraction are driven by the diffusion triggered by the transistor architecture. As a result, when enough charge carriers are accumulated in the CS and CD regions, the charge injection and extraction are independent of the applied voltages (viz. *V*~CS~ and *V*~CD~) and the CS and CD regions behave like ideal source and drain for the transistor channel. Therefore, as confirmed by the two-dimensional (2D) numerical simulations shown in [Supplementary Fig. 3](#S1){ref-type="supplementary-material"}, the gate electrode is not required to overlap the source and drain electrodes.

The potential at the insulator1--organic interface calculated by means of 2D numerical simulations is shown in [Fig. 2b](#f2){ref-type="fig"}. In the DOFET, the potential drop at the contacts is negligible even if the energy barrier at the metal--semiconductor contacts is 0.5 eV, that is a typical barrier at the metal--organic contacts. In contrast, in a conventional organic transistor (viz. without CS and CD), the charge carriers must overcome the energy barrier flowing from the channel to the S/D electrodes and vice versa. Owing to the energy barrier, the channel is disconnected from the S/D electrodes and more than the half of the drain voltage drops at the contacts ([Fig. 2b](#f2){ref-type="fig"}). The large contact resistance severely limits the transistor performances and this is even worse in case of high-mobility semiconductors and/or short-channel lengths.

Experimental analysis
---------------------

The effectiveness of the proposed approach is further assessed by means of the experimental results shown in [Fig. 3](#f3){ref-type="fig"}. [Figure 3a](#f3){ref-type="fig"} shows the measured contact resistance *R*~P~ as a function of the gate voltage *V*~G~. The contact resistance of the DOFET biased at *V*~CS~=−40 V (that corresponds to an electric field \|*E*~*Y*-VCS~\|=0.28 MV cm^−1^) is equal to *R*~P\[DOFET\]~=20 kΩ cm, which is lower than the contact resistance in conventional OFETs with Au-pentacene-doped contacts[@b20] and, more importantly, *R*~P\[DOFET\]~ is independent of *V*~G~. In contrast, the contact resistance of an organic transistor without CS/CD (conventional coplanar transistor) fabricated with the same materials and process is *V*~G~ dependent. It is up to 24 times larger than that of the DOFET and, even at large gate voltages (*V*~G~=−25 V, that is, \|*E*~*Y*−VG~\|=0.7 MV cm^−1^), *R*~P\[OFET\]~\>5 × *R*~P\[DOFET\]~. Analogous results are obtained comparing the DOFET with a conventional staggered OFET ([Supplementary Fig. 4](#S1){ref-type="supplementary-material"}).

To give more insight, [Fig. 3b](#f3){ref-type="fig"} shows the *R*~P~-*V*~CS~ characteristic of two nominally identical DOFETs for several *V*~G~. *R*~P~ is controlled by *V*~CS~ despite the gate voltage. Indeed, at low gate voltage (*V*~G~=−5 V, that is, \|*E*~*Y*-VG~\|=0.14 MV cm^−1^), *V*~CS~ modulates *R*~P~ by more than four orders of magnitude, and at large *V*~G~=−20 V (\|*E*~*Y*-VG~\|=0.57 MV cm^−1^), *R*~P~ still depends on *V*~CS~. Interestingly, when *V*~CS~\<−20 V (that is, \|*E*~*Y*-VCS~\|=0.14 MV cm^−1^) the contact resistance is negligible compared with the channel resistance ([Supplementary Fig. 5](#S1){ref-type="supplementary-material"}) and it is independent of both *V*~G~ and *V*~CS~. As confirmed by the measurements shown in the inset of [Fig. 3b](#f3){ref-type="fig"}, this is the experimental evidence that the current enhancement originates from the improved charge injection at the source. According to the physical insight obtained by means of the 2D numerical simulations, at *V*~CS~\<−20 V, the accumulated CS-region is an 'infinite\' charge reservoir, the charge diffusion efficiently sustain the charge injection required by the channel, and the CS-region behaves like an ohmic contact. On the other hand, at *V*~CS~\>+5 V, the diffusion-driven charge injection is turned-off, the contact resistance increases, the drain current lowers and it increases super-linearly with *V*~D~ as usually obtained in contact limited transistors[@b13][@b15][@b16][@b19]. We can conclude that it is possible to control (enhance or reduce) the charge injection at the source contact through nanometre-scale charge diffusion.

Comparing the *R*~P~ obtained for two nominally identical DOFETs ([Fig. 3b](#f3){ref-type="fig"}), it results that when the virtual-ohmic source contact is not formed, the transistors show different *R*~P~, whereas as soon as the virtual-ohmic source contact is formed (*V*~CS~\<−20 V), *R*~P~ becomes the same for both the DOFETs. According to refs [@b10], [@b12], [@b13], these measurements suggest that the metal--organic contact is a source of variability. As the DOFET suppresses the contact resistance, the variability due to *R*~P~ is reduced as well. This feature is essential for the large-scale integration of flexible circuits. Moreover, the improved charge injection results in a larger overall field-effect mobility ([Fig. 3c](#f3){ref-type="fig"}) as well as in a reduced threshold voltage ([Fig. 3d](#f3){ref-type="fig"}) and steeper subthreshold slope (inset [Fig. 3d](#f3){ref-type="fig"}). [Figure 3c](#f3){ref-type="fig"} shows that the maximum mobility of a DOFET with *L*~\[DOFET\]~=12.5 μm is close to 0.1 cm^2^ V^−1^ s^−1^ and it corresponds to the mobility measured in long-channel OFETs (*L*~\[OFET\]~=100 μm), where the contact resistance is negligible. [Figure 3d](#f3){ref-type="fig"} shows that by means of *V*~CS~ the DOFET can be turned into a multi-threshold transistor and the improved DOFET (*V*~CS~\<−20 V) operates in depletion-mode. In unipolar technologies, depletion-mode transistors are essential to design high-performance circuits[@b27][@b28] and the electrical control of the threshold voltage is extremely important to improve the circuit robustness[@b27][@b28][@b29].

When the transistor operates in linear region, the energy barrier at the drain side of the channel is smaller than that at the source side. On the other hand, in saturation (\|*V*~G~\|\<\|*V*~D~\|), a wider energy barrier is present at the drain, independently of the metal/semiconductor properties ([Fig. 4a](#f4){ref-type="fig"}). Therefore, we investigated the impact of the control drain in saturation. The output characteristics (*I*~D~--*V*~D~) of the DOFET measured at various *V*~CD~ are shown in [Fig. 1f](#f1){ref-type="fig"}. As expected, *I*~D~ increases with *V*~CD~ and, more importantly, at large (negative) *V*~CD~ the DOFET shows fully flat current saturation. The impact of *V*~CD~ on the current saturation is readily visible in [Fig. 3e](#f3){ref-type="fig"} where the *I*~D~--*V*~D~ characteristics are normalized with respect to the maximum *I*~D~ measured at *V*~D~=−30 V. At *V*~CD~\<−40 V, the detrimental effect of the channel length modulation on the drain current is completely suppressed and the DOFET behaves like an ideal current generator.

This can be explained in the light of the previous analysis. In saturation, the charge carriers drift to the right-edge of the channel (pinch-off region), and diffuse to the CD region ([Fig. 4b](#f4){ref-type="fig"}, arrow 6). Few nanometres far from the channel edge, the vertical electric-field changes direction because of the control drain voltage and, in turn, the charge carriers are pulled into the CD region (arrow 7). Now, the excess charges are no more in equilibrium with the vertical electric-field and can diffuse to the drain (arrow 9). As the charge-extraction from the accumulated layer (viz. CD region) is diffusion driven, the drain current is independent of the drain voltage as far as *V*~CD~ is greater than *V*~D~.

[Figure 3f](#f3){ref-type="fig"} shows the comparison between a DOFET with a channel length *L*~\[DOFET\]~=12.5 μm (full line), and two conventional coplanar OFETs with *L*~\[OFET1\]~=12.5 μm (red dashed line) and *L*~\[OFET2\]~=100 μm (black dashed line). Interestingly, the channel length modulation of the DOFET biased at *V*~CD~=−60 V is completely suppressed: it is even smaller than that of the long-channel OFET2. This is also more evident when the DOFET is compared with a conventional staggered OFET ([Supplementary Fig. 6](#S1){ref-type="supplementary-material"}) where the channel length modulation is very large because the source and drain electrodes are placed at the opposite side of the gate. These results confirm that *V*~CD~ controls channel length modulation and in turn the output resistance of the DOFET. The channel length modulation is one of the most important short-channel effects and it limits the transistor amplification.

[Figure 5](#f5){ref-type="fig"} shows the maximum gain measured in a DOFET as a function of *V*~CD~ (full line with symbols). According to [Figs 1f](#f1){ref-type="fig"} and [3e](#f3){ref-type="fig"}, the gain depends on *V*~CD~ because it controls both the contact resistance at the drain and the channel length modulation. When *V*~CD~=−60 V, the gain is larger than 700. This is the largest gain ever reported for OFETs. It is one order of magnitude larger than the gain usually obtained in OFETs[@b11][@b16][@b17][@b18][@b30][@b31][@b32][@b33][@b34][@b35].

Discussion
==========

The ultra-high gain measured in the DOFET is achieved thanks to the diffusion-driven charge injection and extraction. In particular, when the CS and CD regions are accumulated, they act as ideal contacts for the channel and the diffusion enables the efficient and voltage-independent charge injection and extraction. In the DOFET, the CS and CD regions are at the opposite side of the channel and resemble a staggered OFET with ideal ohmic contacts. It is important to note that in the DOFET this condition is always achieved, thanks to the accumulated CS and CD regions. The charge flow from/to the CS/CD regions and the channel is driven by the charge diffusion, and thus the contact resistance is independent of the gate ([Fig. 3a](#f3){ref-type="fig"}) and drain (inset [Fig. 3b](#f3){ref-type="fig"}) voltages, the saturation current is independent of *V*~D~, and an ultra-high gain is obtained.

As a comparison, the gain measured in the conventional OFET1 (*L*~\[OFET1\]~=12.5 μm, red dashed line) and OFET2 (*L*~\[OFET2\]~=100 μm, black dashed line) are shown in [Fig. 5](#f5){ref-type="fig"}. As expected in both cases, the gain is much lower than that measured in the DOFET at any *V*~CD~ because in the OFET1 the current is contact limited and the channel modulation is large, whereas in the OFET2 the contact resistance is negligible but the channel length is large and hence *g*~m~ is small. In OFETs, the contact resistance can be reduced by means of the contact engineering and optimization[@b18][@b19][@b20][@b21][@b22][@b23][@b24][@b25], and the proper choice of the transistor architecture[@b36][@b37]. Indeed, staggered OFETs are more tolerant to the contact resistance with respect to the coplanar OFETs because in the staggered transistors the contact area (of the order of microns) is larger than that of coplanar transistors (of the order of nanometres). On the other hand, in staggered transistors the source and drain electrodes are at the opposite side of the channel and, when operated in saturation, the channel length modulation is larger than that in coplanar OFETs. As an alternative approach, the split-gate OFETs[@b33][@b34] are based on a coplanar architecture and lower the contact resistance thanks to the gate bias-assisted charge injection[@b38]. However, the channel length modulation is not suppressed because the secondary gates are coplanar with the source and drain electrodes, the charge extraction is not diffusion driven and, as a result, the gain is comparable with that typically measured in OFETs (of the order of tens).

In addition to the high-gain, another advantage offered by the DOFET is the possibility to maximize the charge injection/extraction area at the source and drain electrodes, whereas minimizing the overlap between the gate and the electrodes. The 2D numerical simulations in [Supplementary Fig. 3](#S1){ref-type="supplementary-material"} and [Fig. 6](#f6){ref-type="fig"} show that the gate is not required to overlap the source and drain electrodes because the charge injection/extraction takes place from/to the CS/CD accumulated regions. At the same time, the CS and CD electrodes can be overlapped (without the drawback of extra capacitance) with the source and drain electrodes in order to exploit the full area of the electrodes that is typically in the range 5--10 μm (in our DOFET it is 5 μm). Thanks to the charge diffusion, taking place at the edge of the accumulated CS and CD regions, also the overlap between the gate and the CS and CD electrodes is not required. Moreover, the numerical simulations in [Fig. 6](#f6){ref-type="fig"} show that the equivalent contact length where the charges are injected/extracted is only *L*~C~=0.25 μm, which is suitable for the megahertz operation[@b11].

Finally, it is worth noting that the voltages required to form the charge-accumulated CS and CD regions are independent of the DOFET operation. For example, by setting *V*~CS~=*V*~CD~=−40 V, the DOFET operates as a conventional OFET with ideal ohmic contacts and ultra-high gain. Therefore, the two control electrodes can be connected together and the external circuit design and lines required for the proposed transistor structure is the same of that required for dual-gate transistors. The latter have been successfully used to fabricate an organic microprocessor with 3,381 dual-gate OFETs[@b39]. Moreover, an alternative approach is to replace the CS and CD electrodes with fixed charges trapped into the insulator 2 (ref. [@b40]). Another very interesting approach would be the replacement of both the CS and CD electrodes and the insulator 2 with electric dipoles ([Supplementary Fig. 7](#S1){ref-type="supplementary-material"}) by local molecular self-assembly functionalization[@b41][@b42] of the top surface of the organic semiconductor in front of the source and drain electrodes.

In summary, the DOFET shows that it is possible to dramatically enhance the charge injection and extraction at the metal/semiconductor contacts by means of the nanometre-scale charge diffusion. The enhanced charge injection allowed us to reduce the threshold voltage by more than 15 V, and to increase the field-effect mobility about ten times, approaching the organic semiconductor transport limit also in short-channel transistors. The enhanced charge extraction enables the complete suppression of the channel-length modulation. We show that a short-channel DOFET behaves like an ideal current generator: its channel-length modulation is even smaller than that of an eight times longer organic transistor fabricated in the same technology. These features lead to the fabrication of high performance organic transistors with a unique benefits combination: negligible contact resistance, small device-to-device variability, and exceptionally high gain (\>700).

Thanks to the transistor here proposed we theoretically explain and experimentally demonstrate for the first time that the charge diffusion can play a crucial role in organic transistors. Moreover, the ability to independently enhance or reduce the charge injection, transport and extraction in organic semiconductors makes the DOFET the ideal test-bed to study the fundamental physical processes taking place in organic semiconductors and at the metal--organic interfaces.

The proposed approach is a universal method to obtain high-quality contacts without the need of materials or process optimizations. Moreover, according to the approach proposed in ref. [@b43], the DOFET combined with ambipolar semiconductors could be used to electrically enhance the charge injection of one charge type and to suppress the other. This feature is very relevant for the low-cost fabrication of high-gain and low-power ambipolar complementary electronics.

The diffusion-driven organic transistor opens up new opportunities for the large-scale integration of flexible electronics, high-sensitivity sensors and ultra-large signal amplification in sensing systems.

Methods
=======

Two-dimensional numerical simulations
-------------------------------------

The coupled drift--diffusion, Poisson and current continuity equations are solved together[@b43][@b44][@b45]. The simulation parameters are the following: relative permittivity of semiconductor *ɛ*~rs~=3, relative permittivity of insulators (1 and 2) *ɛ*~ri~=3.757, highest occupied molecular orbital (HOMO) energy level *E*~HOMO~=2.8 eV, lowest unoccupied molecular orbital (LUMO) energy level *E*~LUMO~=5.2 eV, effective density of HOMO states *N*~HOMO~=10^21^ cm^−3^, effective density of LUMO states *N*~LUMO~=10^21^ cm^−3^, holes effective mobility *μ*~h~=0.1 cm^2^ V^−1^ s^−1^, electrons effective mobility *μ*~e~=0.1 cm^2^ V^−1^ s^−1^, metal electrodes work function *Φ*~m~=4.7 eV (the hole energy barrier at the source/drain metal-semiconductor is *Φ*~B~=0.5 eV), Schottky barrier lowering Δ*Φ*~B~=*e* \[*e E*/(4 *π ɛ*~0~ *ɛ*~rs~)\]\^(1/2), where *e* is the elementary charge, *E* is the electric field and *ɛ*~0~ is the vacuum permittivity.
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![Transistor architecture and characteristics.\
(**a**) Top-view optical image of a diffusion-driven organic field-effect transistor (DOFET) fabricated on plastic foil OSC is the organic semiconductor. Scale bar, 5 μm. (**b**) DOFET components. Photolithographically patterned gold is used for metal electrodes (named gate, source, drain, control source, control drain), the insulators (insulators 1 and 2) are photoimageable polymers (polyvinylphenol), and the organic semiconductor is a solution-processed pentacene. The material thicknesses are detailed in the [Supplementary Fig. 1](#S1){ref-type="supplementary-material"}. (**c**) Photograph of the plastic (PEN) foil with the measured transistors detached from the glass substrate. The transistors are fabricated with an industrial thin-film technology with three metal layers. (**d**,**e**) Measured transfer characteristics at several control source voltages. The *V*~CS~ step is 10 V, *V*~S~=0 V and *V*~CD~=0 V. The DOFET channel width and length are *W*=100 μm and *L*=12.5 μm, respectively. (**f**) Measured output characteristics at several control drain voltages.](ncomms10550-f1){#f1}

![DOFET operation.\
Two-dimensional numerical simulations. The applied voltages are *V*~G~=−5.1 V, *V*~S~=0 V, *V*~D~=−1 V, *V*~CS~=−60 V, *V*~CD~=−60 V. Geometrical and physical parameters are listed in the [Supplementary Fig. 1](#S1){ref-type="supplementary-material"} and in the Methods section, respectively. (**a**) Charge concentration in the organic semiconductor. The white arrows depict the charge injection from the source and drain electrodes into the semiconductor when the control source and control drain electrodes are biased. The *x*-to-*y* scale ratio is 1:200. (**b**) Quasi-Fermi potential at *y*=99 nm with (full line) and without (dashed line) CS/CD. Without CS/CD about half of *V*~DS~ drops at the source and it is required for the charge injection. (**c**) Current density: *x*-component *J*~*X*~ (black area) is equal to 1 A cm^−2^, and the *y*-component *J*~Y~ is shown with colour scale levels. (**d**) Current density *J*~*Y*~ and electric field *E*~*Y*~ along the *y*-direction at *x*=3.5 μm. In the range *y*=\[0--47\] nm, the current is driven by the diffusion, and in the range *y*=\[47--100\] nm, the current is driven by the drift. (**e**) *J*~*Y*~ and *E*~*Y*~ along the *y*-direction at *x*=20.5 μm. In the range *y*=\[0--47\] nm, the current is driven by the drift, and in the range *y*=\[47--100\] nm, the current is driven by the diffusion.](ncomms10550-f2){#f2}

![DOFET measurements and parameters.\
When it is not specified, the applied voltages are: *V*~S~=0 V, *V*~D~=−1 V, *V*~CS~=0 V, *V*~CD~=0 V, and the transistors geometries are: *W*=100 μm, *L*=12.5 μm. (**a**) Width-normalized contact resistance *R*~P~ as a function of the gate voltage *V*~G~. *R*~P~ is calculated with the method[@b26]. In the conventional OFET (viz. without CS and CD), *R*~P~ decreases with *V*~G~, whereas in the DOFET, *R*~P~ is independent of *V*~G~. When the control source is biased at *V*~CS~=+5 V, the DOFET works as a conventional coplanar OFET. (**b**) *R*~P~ vs *V*~CS~ at various *V*~G~ measured on two nominally identical DOFETs. When *V*~CS~\<−10 V, *R*~P~ is the same for both the DOFETs and it is independent of both *V*~G~ and *V*~CS~. Inset: measured output characteristics of a DOFET at several *V*~CS~. (**c**) Maximum overall field-effect mobility vs *V*~CS~. The inset shows the field-effect mobility as a function of the gate voltage: *μ*~FE~=(*L*/*W*) (∂*I*~D~/∂*V*~G~)/(*C*~i~ *V*~D~). The × symbol is the maximum value of each curve. (**d**) Threshold voltage (*V*~TH~) as a function of *V*~CS~. *V*~TH~ is the intercept to the *V*~G~-axis of the *I*~D~ linear fit. Inset: Subthreshold slope as a function of *V*~CS~. (**e**) Normalized output characteristics of the DOFET measured at various *V*~CD~. *I*~D~ is normalized by its maximum value at *V*~D~=−30 V. In saturation, the DOFET is an ideal current generator because the current is diffusion driven. The most important short-channel effect due to the channel-length modulation vanishes. The *V*~CD~ controls the charge extraction at the drain electrode, which has a strong impact on the output conductance (*g*~O~=∂*I*~D~/∂*V*~D~). (**f**) Normalized output characteristics of a DOFET and two conventional OFETs (viz. without CS and CD).](ncomms10550-f3){#f3}

![2D numerical simulations of a DOFET operating in saturation.\
The applied voltages are *V*~G~=−5.1 V, *V*~S~=0 V, *V*~D~=−10 V, *V*~CS~=−60 V, *V*~CD~=−60 V. (**a**) Charge concentration in the organic semiconductor. (**b**) Current density: *x*-component *J*~*X*~ (black area) is equal to 1 A cm^−2^, and the *y*-component *J*~*Y*~ is shown with colour scale levels. For the sake of clarity, the positions of control source (CS), control drain (CD) and gate electrodes are shown. Geometrical and physical parameters are listed in the [Supplementary Fig. 1](#S1){ref-type="supplementary-material"}.](ncomms10550-f4){#f4}

![DOFET gain.\
Measured gain as a function of *V*~CD~. The applied voltages are *V*~G~=−5 V, *V*~S~=0 V, *V*~CS~=−20 V. The transistors width is *W*=100 μm. The DOFET (full line with symbols) length is *L*=12.5 μm. The OFET lengths are *L*=12.5 μm (red dashed line) and *L*=100 μm (black dashed line). The other geometries are the same. The DOFET and OFET are fabricated with the same materials ([Supplementary Fig. 1](#S1){ref-type="supplementary-material"}). The grey area shows the gain obtained in OFETs[@b11][@b16][@b17][@b18][@b30][@b31][@b32][@b33][@b34][@b35].](ncomms10550-f5){#f5}

![2D numerical simulations of a DOFET with minimized capacitances.\
Current density: *x*-component *J*~*X*~ (black area) is 10 A cm^−2^, and the *y*-component *J*~*Y*~ is shown with colour scale levels. For the sake of clarity, the positions of control source (CS), control drain (CD) and gate electrodes are shown. Geometrical and physical parameters are listed in the [Supplementary Fig. 1](#S1){ref-type="supplementary-material"}. The applied voltages are *V*~G~=−5.1 V, *V*~S~=0 V, *V*~D~=−1 V, *V*~CS~=−60 V, *V*~CD~=−60 V.](ncomms10550-f6){#f6}
